


# How Computers Work

## Lecture 5

### Memory Implementation

How Computers Work Lecture 5 Page 1

### A Top-Down View of the Beta Architecture



How Computers Work Lecture 5 Page 2

# Today's Lecture: How do we build these?

RA1  
Memory  
RD1

RA1  
Register File  
RD1

RA2  
Register File  
RD2


RA2  
Memory  
RD2

WD WA  
Memory WE

WD WA  
Register File WE

How Computers Work Lecture 5 Page 3

# Recall the Enable-Controlled Register



How Computers Work Lecture 5 Page 4

How do we select 1 of 31 registers to read?



•  
•  
•




How Computers Work Lecture 5 Page 5

A: Add an output selector.




•  
•  
•




How Computers Work Lecture 5 Page 6

Q: How do we add a second port?




How Computers Work Lecture 5 Page 7

A: Add a second multiplexor




How Computers Work Lecture 5 Page 8

Q: How do we write selectively?



How Computers Work Lecture 5 Page 9

A: Use a decoder on the Enables




How Computers Work Lecture 5 Page 10

# The Decoder / Demultiplexor




How Computers Work Lecture 5 Page 11

## To minimize wires:




How Computers Work Lecture 5 Page 12

### Q: What about the clocks?



How Computers Work Lecture 5 Page 13

### A: Connect them all together.




How Computers Work Lecture 5 Page 14

Q: Is it practical to do the big  
Memory this way?

A: NO

How Computers Work Lecture 5 Page 15


Minimize per-bit circuitry



How Computers Work Lecture 5 Page 16




## 1 Bit Cell




How Computers Work Lecture 5 Page 17

## Minimizing per-bit circuitry



How Computers Work Lecture 5 Page 18

## How about ROMs?



How Computers Work Lecture 5 Page 19


**Q:** What can we use for a switch?



**A:** The Field-Effect Transistor


How Computers Work Lecture 5 Page 20

## The N-Channel FET (NFET)



How Computers Work Lecture 5 Page 21

## The P-Channel FET (PFET)




How Computers Work Lecture 5 Page 22

## How do we implement multiple ports?

- 2 Read and 1 Write Ports
  - For now, LD and ST instructions are mutually exclusive.
    - 1 RD + 1 RD/WR port needed
- LD and ST are don't happen that often
  - Most of the time only 1RD port necessary
- Easy answer : Do them sequentially
  - Need a way to “stall” machine waiting for Mem

How Computers Work Lecture 5 Page 23

## Q: How do we stall this machine?




How Computers Work Lecture 5 Page 24

## A: Stalls are done by:

- Disabling WERF
- Disabling Memory Write
- Disabling PC write

How Computers Work Lecture 5 Page 25

## Another Approach - Increasing Memory *Bandwidth*



- Make memory twice as wide
  - 64 Bits Instead of 32
- Should work out in the long run, as 2 words are read per machine cycle, but
  - Words read are next to each other in address space
  - Need a place to stash the extra word
  - Sometimes, the stashed word isn't used.

How Computers Work Lecture 5 Page 26

## Summary

- **What Did we learn today?**
  - How to Implement Registers + Big Memory
  - Multi-Port Big Memories aren't easy
    - Sequential Access (stalls + extra logic)
    - Wide Access + Some sort of *cache* + extra logic
- **Recitation**
  - Review of today's lecture

How Computers Work Lecture 5 Page 27